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Abstract- This paper details the design, fabrication, and 
characterization of silicon integrated micro-transformers. Two 
types of race-track shaped micro-transformers, single copper 
winding or single layer metal (SLM) and double copper winding 
or double layer metal (DLM) were designed and fabricated 
using standard CMOS processing. The DLM devices have 
higher inductance density than SLM devices realized within 
similar footprint area. The design study showed that the 
efficiency of micro-transformers increased from 37% for SLM 
designs to over 75% for DLM transformers at 20 MHz. 
I. INTRODUCTION
The ever shrinking size of handheld electronics has 
highlighted the need for miniaturization of power converters. 
The overall size of converter can be reduced by increasing the 
converter switching frequency, because of reduction in 
required inductance value at higher frequencies which allows 
for smaller footprint of micro-transformers where isolation is 
preferred. Where only small inductance is required, the 
transformers can be potentially integrated onto the same 
substrate of power train to facilitate monolithic integration of 
power converter. However, to integrate micro-transformers on 
silicon and at the same time achieve higher efficiency at 
frequencies of 10s MHz, is still a very challenging task, due to 
increased winding losses in planar coils. 
Much of the previous works have focused on the micro­
fabrication and test of micro-transformers for isolation[l-7]. 
Solenoid type microtransformers are fabricated using 
multilevel metal schemes to wrap the coils around a magnetic 
core [1]-[4]. Single deposition of the magnetic core 
automatically provides a completely closed magnetic circuit, 
and hence minimizes leakage flux. However, the disadvantage 
of this approach is that it is difficult to introduce uniaxial 
anisotropy in the core, which is required for high frequency 
operation. An air-core microtransformer has also been 
implemented for signal and power transfer in [5,6], but 
restricted to operating at frequencies of several hundred MHz. 
The spiral type microtransformers which have a conductor 
layer sandwiched between two layers of magnetic material, 
have also been reported by different research groups f7-9]. 
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(b) DLM device cross-sections
Figure I Schematic of SLM & DLM device cross-sections 
Authors use a particular spiral design, racetrack shape, in 
this work since it is easy to induce uniaxial anisotropy in the 
core in order to achieve a good frequency response. In 
previous work [10-14], the authors presented the modeling, 
design, and test of micro-transformer with relatively large 
footprint area, e.g. 1 0s mm2, aimed for 5MHz switching 
frequency. The objective of this work is to investigate further 
reduction in footprint area of micro-transformers to meet 
higher operating frequencies, e.g. 20MHz, as well as to 
improve the device efficiency by minimizing the losses. The 
paper will present and compare two different 
microstransformer structures, first a standard racetrack 
structure with single layer metal (SLM) and second a new 
racetrack structure with double layer metal (DLM), as shown 
in Figure 1. These microtransformer structures have been 
fabricated based on an optimisation study using an analytical 
model. The optimisation study was focused on maximizing the 
efficiency at smaller footprint area for a micro-transformer 
operating at 20MHz. The measured results on device 
prototypes are compared to modeled characteristics. 
II. MICRO-TRANSFORMER DESIGN AND 
OPTIMISATION 
Using the validated model introduced previously [12][13], 
a design optimization study was undertaken to investigate the 
impact of using new micro-transformer structures on the 
efficiency of a micro-transformer operating in a 20MHz 
converter. Three key parameters varied were (a) device 
footprint area (b) conductor width ( c) moving from single 
metal layer (SLM) structure to double layer metal (DLM) 
structure in the analytical model for maximizing the 
efficiency. For both SLM and DLM transformer designs, the 
RMS value of the input sinusoidal voltage is fixed to 2.5V for 
a 40Q resistive load. The relative permeability of the magnetic 
core material (Ni45Fe55) was taken to be 280 along with a 
material resistivity of 45 un.cm. The spacing of the Cu 
conductors is fixed to 15 µm while the conductor width (Wp) 
was varied from 20 µm to 40 µm in the design study. For 
SLM designs, the thickness of Cu is fixed to 30 µm. The 
number of turns of primary and secondary is fixed to 5 turns. 
In the DLM designs, the thickness for each Cu layer is fixed to 
15 µm . The number of turns of primary and secondary 
windings is fixed to 6 turns. 
Figure 2 compares the efficiencies of different SLM & 
DLM designs with various footprint areas. SLM transformer 
designs, using smaller conductor width tend to have higher 
efficiency than the ones with larger conductor width, although 
smaller conductor width results in higher DC resistance. This 
is due to fact that wider conductor width will result in a 
shorter magnetic core and lower magnetizing inductance when 
the footprint area is restricted. The footprint area of a race­
track micro-transformer is equal to the product of device 
length and device width. For a fixed number of turns of 
windings, wider conductor width leads to wider device width. 
A wider device width in turn reduces the length of device, 
which leads to shorter magnetic core length, and consequently 
higher magnetic flux density in the magnetic core. The eddy 
current loss and hysteresis loss increases with magnetic flux 
density. In addition to that, the lower magnetizing inductance 
give rises to higher magnetizing current and greater primary 
Cu conduction loss. 
Figure 2 Modelled efficiency of transformers using single and 
double layers of Cu windings. 
In order to quantitatively illustrate the impact of conductor 
width and footprint area on the device efficiency, the loss 
breakdown of SLM transformer designs using 30 µm 
conductor width is shown in Figure 3. The calculated losses 
plotted in Figure 3 clearly show that the magnetic core loss is 
significantly higher than the Cu losses in all the designs. The 
magnetic core loss becomes less dominant with the increase of 
footprint area. This explains why the efficiency of a SLM 
micro-transformer is higher when using a smaller conductor 
width for a small footprint area. The efficiency of SLM 
designs can be improved by the increase of footprint area, 
because a larger footprint area leads to longer magnetic core, 
hence, smaller hysteresis and eddy current losses in the 
magnetic core, even though the secondary Cu loss is 
increased. The primary Cu loss is also reduced due to the 
smaller magnetizing current when the footprint area increases. 
The reduction of magnetic core losses will eventually be 
balanced by the increase of the Cu loss, so that it reaches an 
optimum footprint area to achieve the highest efficiency for 
the selected conductor width and number of turns. 
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Figure 3. Loss breakdown of SLM designs using 30µm 
conductors 
For a given small footprint area where the magnetic core 
losses dominate, smaller conductor width is preferred to 
achieve a better efficiency. The efficiency of SLM designs can 
be further increased by increasing conductor thickness and 
aspect ratio of spacing(the height of conductor spacing to the 
width of spacing). But, note that the optimized conductor 
thickness and aspect ratio of conductor spacing is set by the 
limitations in the MEMS processing technology. An 
alternative solution to addressing this limitation is to stack 
windings into two layers or multiple layers. The curves in 
Fi?ure 2 clearly show the improvement in efficiency when 
usmg DLM structure. The conductor width varies in the same 
range as for the SLM designs, i.e. from 20µm to 40 µm. The 
predicted efficiency of DLM designs is substantially higher 
than that of SLM designs using a same conductor width and 
footprint area. It has been confirmed during the SLM design 
study that the dominant loss with a SLM device is magnetic 
core loss for a small footprint area. For a given area, if the 
number of turns of windings and conductor width are fixed, 
the resulting DLM device has a longer magnetic core than 
SLM device, hence less magnetic core loss. It explains why, 
for a small footprint area when the magnetic core losses 
dominate, the transformers using DLM structure show 
superior performance, especially for devices with footprint 
area of less than 4mm2• This advantage diminishes after the 
footprint area reaches to some extent. This is because when 
the footprint area becomes larger, e.g. larger than 3.5mm2, the 
reduction of magnetic core loss slows down while Cu loss still 
keeps increasing. 
The loss mechanism within a DLM micro-transformer is 
the same as in a SLM device. The DLM designs using 20µm 
conductor width is chosen as an example to show the trade-off 
between different losses within a DLM micro-transformer 
when varying the footprint area. The detailed loss breakdown 
of DLM designs using 20µm conductor width is shown in 
Figure 4. 
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Figure 4. Loss breakdown of OLM designs using 20µm 
conductors 
As expected, the magnetic core loss dominates again for a 
small footprint area, e.g. <2.5mm2• This explains why using 
smaller conductor width achieves higher micro-transformer 
efficiency for a small footprint area, e.g. <2.5mm2• As for the 
same reason, For a fixed number of turns of windings and 
conductor width, a larger footprint area leads to longer 
magnetic core. A longer magnetic core means lower magnetic 
flux density in the core, which in tum reduces the eddy current 
loss and hysteresis loss. Because the number of turns of 
windings and width of conductor is fixed, the increase of 
footprint area also results in higher winding resistance. It 
reaches an optimum footprint area, where the increase of Cu 
loss can no longer compensated by the reduction of magnetic 
core. The efficiency of DLM design reaches its optimum at 
this optimum footprint area. In this design study, the optimum 
footprint area for 20µm conductor width is approx. 3.5mm2• 
The optimum footprint area becomes larger if using wider 
conductor width. 
Based on the design study, the optimized design 
specifications for SLM and DLM microtransformers are 
summarized in Table below. 
Table I . Specifications of the micro-inductors fabricated. 
Transformer Prototvoe SLM 
Windine width, um 40 
Winding thickness, um 30 
Winding soacinl!, um 20 
Tums ratio, 4:4 
Core thickness, um 4.5 
Core length, um 1.09 
Device length, mm 2.59 
Device width, mm 1.35 
DC resistance, Ohm 0.34 
Inductance at 20MHz, nH 80 
III. DEVICEFABRICATION 
Layer 1: Bottom Core 
Layer 2: Core insulation 
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Figure 5 Fabrication process flow for DLl\1 micro-transformers 
The fabrication process for DLM microtransformers is 
detailed in Figure 5. The fabrication for SLM micro­
transformers is a 5 mask process using standard MEMS 
processing techniques, while fabrication process of DLM 
micro-transformer included two extra mask levels. The 
fabrication process for SLM microtransformers is similar to 
the process reported in our previous work [10]. Figure 6 
shows the top view and cross-section of a micro-fabricated 
SLM transformer. The fabricated micro-transformer consists 
of a racetrack shaped copper winding (30 µm thick) 
sandwiched between two Ni45Fe55 magnetic cores (~4.5 µm 
thick). The bottom magnetic core is electroplated and 
patterned on native oxide insulated silicon wafer. The copper 
windings are electroplated on a patterned BCB 
(Benzocyclobutane, 13 µm thick) which insulates the 
windings from the bottom core. The top magnetic core is 
deposited and patterned using the same electroplating process 
as bottom core, on a patterned Su-8 (epoxy type photoresist, 
50 µm thick) insulating the top core from windings. 
The top view and cross-section of the DLM micro­
transformers are shown in Figure 7. It is a 7 mask process 
having similar processing steps for the bottom core and 
bottom insulation. The copper windings, however are a 2 
layered with Su-8 as insulating layer in-between. Each of the 
windings are 15 µm thick are electrodeposited with first layer 
deposited on BCB and second layer on Su-8 (20 µm thick). 
Su-8 (50 µm thick) is patterned on the second copper coil for 
top core insulation. The top magnetic core (4.5 µm thick) is 
electrodeposited and patterned on the Su-8 layer (similar to 
SLM). 
(b) 
Figure 6 (a) the resultant top view and (b)cross section of a 
prototype single metal layer 
(a) 
(b) 
Figure 7 (a) resultant top view and (b) cross-section of a 
prototype double metal device 
IV. DEVICE CHARACERISATION 
The fabricated micro-transformers were wire bonded to a 
testing board. A de-embeding method is applied in this work 
to eliminate the series parasitic parasitics associated with the 
test-structure of the device under test (DUT) [13][15]. The 
wire-bonded devices were then was tested using a R&S 
Vector Network Analyzers ZRVE, which offers a testing 
frequency from 9KHz up to 4GHz. The measured two-port S 
parameters of DUT and the dummy device are transformed 
into impedance matrixes ZouT and Zoummy, respectively. The 
de-embedding correction was performed by subtracting the 
impedance matrix of dummy device from that of DUT to 
obtain the impedance matrix of the micro-transformer tested. 
The open circuit inductance and resistance of tested 
transformers can be obtained from Zl l, the open circuit input 
impedance. Since the transformer has the same number of 
turns for primary and secondary, the open circuit inductance 
and resistance will be identical for both primary and 
secondary in each case. The measured open circuit 
inductance, Loe, and open circuit resistance, Roe, for both 
micro-transformers are shown in Figure 8. The Loe are 
approximately 85nH, and 21 0nH at 20MHz, for SLM and 
DLM, respectively. For both cases, the inductance holds up to 
at least 20MHz with less than 15% drop of inductance, 
although inductance drop is larger than expected. 
• Loc_SLM Loc_DLM • Roc_SLM + Roc_DLM 
300 350 
250 
300 
250 
200 
[ 1 50 
200 E 
:§ 150 fi 
1 00 
····� 
100 
50 50 
---,::,,. 
0 0 
1 .00E+06 1 .00E+07 1 .00E+0B 
Frequency(Hz) 
Figure 8. Measured open circuit inductance and resistance 
The DC resistance was tested using Kelvin 4-probe 
method. The measured primary and secondary DC resistances 
for SLM device are both 0.367.Q. Similarly, the primary and 
secondary DC resistances for DLM device are 1 .096 .Q, and 
0.962.!l, respectively. The measured resistance match well 
with the design values. 
The measured voltage gain of the DUT under 50 .Q 
resistive load condition is plotted in Figure 9. 
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Figure 9. Measured voltage gain for SLM and OLM 
As shown in Figure 9, both micro-transformers exhibit a 
high voltage gain of approx. -ldB at between 10MHz and 30 
MHz. The low voltage gain at low frequencies is due to the 
low magnetizing inductance. The voltage gain starts to fall off 
at high frequencies because the eddy current loss increases 
significantly. The leakage inductance for SLM device and 
DLM device is estimated to be 6nH, 7.3nH. Based on the 
leakage inductance and magnetizing inductance, the DLM 
device is supposed to give better coupling. However, this is 
not reflected by the voltage gain measurement. The SLM 
device shows better voltage gain than DLM device. This is 
mainly because the impact of large resistance relative to their 
reactive impedances. 
V. CONCLUSIONS 
The recent developments in the power electronics industry 
have suggested that the future of power delivery for 
microprocessors and other portable/hand-held electronics will 
focus heavily on the development of miniaturised, high 
frequency power conversion modules. This paper presents the 
development of a thin film, magnetics-on-silicon technology 
platform that would deliver highly efficient micro­
transformers capable of operating at 20 MHz. Two different 
structures of micro-transformers were investigated and 
compared. The measured DC resistance and inductance 
closely match the design values. The measured voltage gain 
for both transformers is approx. - ldB at between 10MHz and 
30MHz, which indicates good coupling. According to the 
design study, an efficiency of up to 75% for DLM device can 
be expected when operating at 20MHz. 
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